barriers concurrency CPU Barriers References Videos Mentorship Session: The Kernel Concurrency Sanitizer Does an x86 CPU Reorder Instructions? Arm's Weakly-Ordered Memory Model and Barrier Requirements - Ash Wilding, Amazon Arm Barriers 101: When to use DSB and ISB What Every Programmer Should Know about How CPUs Work • Matt Godbol • GOTO 2024